

# **EECS 240**


# **Analog Integrated Circuits**

## **Topic 9: Operation Transconductance Amplifier (OTA)**

**Ali M. Niknejad and Bernhard E. Boser**


**© 2006**

**Department of Electrical Engineering and Computer Sciences**



# Operational Transconductance Amplifiers

- OTA versus OpAmp, Applications
- Differential versus Single-Ended Output
- Characteristics
  - Frequency response, settling time, stability
  - Open-loop gain
  - Noise, dynamic range
  - PSRR, CMRR
  - Common-mode feedback circuit
- Topologies
  - Single-stage (telescopic, folded cascode, ...)
  - Multi-stage, Miller compensation
  - Class A, A/B




# OpAmp versus OTA

## OpAmp

- Voltage source output (low impedance)
- Essential to drive resistive loads
- Essentially OTA + buffer
- Buffer increases power dissipation, noise

## OTA

- Current source output (high impedance)
- Cannot drive resistive loads
- Use capacitive (SC) feedback
- Transistors are transconductors




# Resistive Feedback

OTA





OpAmp

- Gain independent of feedback network
- Feedback network adds noise

- Resistive feedback network lowers loop gain
- Large feedback resistors?
  - Large area
  - Parasitic poles → stability?
- Solution: capacitive feedback
  - Needs initialization
  - Needs clock → Linear, time-variant circuit
- $kT/C$  noise



# OpAmp versus OTA Noise




$$\overline{v_{oT}^2} = \frac{kT}{C} \left( 1 + \frac{R_{noise}}{R_{switch}} \right)$$

$$\overline{v_{oT}^2} = \frac{kT}{C}$$

Opamp and switch noise add

OTA contributes no excess noise  
(actual designs can increase noise)




# SC Gain Stage

- **Phase 1:**


- sample  $V_i$  onto  $C_s$ :
- $Q_s = V_i * C_s$
- Null charge on  $C_f$

- **Phase 2:**


- Amplifier “moves” charge from  $C_s$  to  $C_f$ :
- $Q_f = Q_s = V_i * C_s$
- $V_{out} = Q_f / C_f$   
 $= V_i * C_s / C_f$





- Implement switches with MOSFETs. Drive with “2-phase non-overlapping clock”.
- Gain set by capacitor ratio (precise). Output valid only at end of phase 2 and during phase 1.
- Cannot drive resistive load.



# SC Gain Stage



# SC Gain Stage



# Noise


Phase 1 :

$$\overline{v_{C_s}^2} = \frac{kT}{C_s} + \underbrace{n_{f1}}_{\text{noise factor of amplifier driving } V_i}$$

$$\overline{v_{C_f}^2} = \frac{kT}{C_f}$$


Phase 2 : Phase 1 noise and OTA noise onto  $C_L$

$$\begin{aligned} \overline{v_{on}^2} &= \overline{v_{C_s}^2} \left( \frac{C_s}{C_f} \right)^2 + \frac{kT}{C_f} + \frac{kT}{C_L} + \frac{1}{F} n_{f2} \\ &\quad \text{for single-stage OTA} \qquad \text{feedback factor} \qquad \text{noise factor of this amplifier} \\ &= \underbrace{\frac{kT}{C_f} \left( \frac{C_s}{C_f} n_{f1} + 1 \right)}_{\text{feedback network}} + \underbrace{\frac{kT}{C_{Leff}} \frac{1}{F} n_{f2}}_{\text{OTA}} \quad \text{with} \quad F = \frac{C_f}{C_f + C_s + C_i} \end{aligned}$$



# Differential Output

## “Fully differential amplifier”




$$v_{id} = v_i^+ - v_i^-$$

$$v_{ic} = \frac{1}{2} (v_i^+ + v_i^-)$$

$$v_i^+ = v_{ic} + \frac{1}{2} v_{id}$$

$$v_i^- = v_{ic} - \frac{1}{2} v_{id}$$

- Differential versus common-mode signals
- Balun
- Common-mode feedback CMFB



# PSRR & CMRR

- Any terminal is an input
- Important “undesired” inputs:
  - Supply
  - (Input) common-mode
- Figure-of-merit:
  - Desired gain over undesired gain  $\gg 1$
  - E.g. PSRR, CMRR

$$A_{dm} = \frac{v_{od}}{v_{id}} \rightarrow \infty$$

$$A_{cm} = \frac{v_{oc}}{v_{ic}} \rightarrow 0$$

$$A_{cdm} = \frac{v_{od}}{v_{ic}} \rightarrow 0$$


$$A_{VDD} = \frac{v_{od}}{v_{DD}} \rightarrow 0$$

$$A_{VSS} = \frac{v_{od}}{v_{SS}} \rightarrow 0$$



$$CMRR = \left| \frac{A_{dm}}{A_{cdm}} \right| \rightarrow \infty$$

$$PSRR_{VDD} = \left| \frac{A_{dm}}{A_{VDD}} \right| \rightarrow \infty$$

$$PSRR_{VSS} = \left| \frac{A_{dm}}{A_{VSS}} \right| \rightarrow \infty$$





# PSRR Example




# PSRR


Fully differential circuit has excellent PSRR limited only by matching





# Common-Source Stage




- Openloop gain,  $A_{vo}$ ,  $a_{vo}$
- Output range,  $\Delta V_o$
- Bandwidth,  $f_u$ ,  $f_{3dB}$
- Noise



# DC Input/Output Operation




# Gain, Output Range




$$A_{vo} = \frac{V_{out} - V_{out\_o}}{V_{in} - V_{in\_o}}$$

$$a_{vo} = \frac{dV_{out}}{dV_{in}}$$

Note: plot is for  
 $V_{out\_o} = 0V$  and  
 $V_{in\_o} = 0V$  (unrealistic).



# Frequency Response



1


$$0 = v_i g_m + v_o \left( sC_L + \frac{1}{r_o} \right)$$

$$\frac{v_o}{v_i} = -\frac{g_m r_o}{1 + s r_o C_L}$$

$$= -\frac{1}{\frac{1}{g_m r_o} + s \frac{C_L}{g_m}}$$

$$\approx -\frac{g_m}{s C_L} \quad \text{for} \quad g_m r_o \gg 1$$

(when current through  $r_o$  is negligible)




# Noise

Total noise is noise from M<sub>1</sub> multiplied by V<sub>1</sub><sup>\*</sup>/V<sub>2</sub><sup>\*</sup>

→ V<sub>2</sub><sup>\*</sup> >> V<sub>1</sub><sup>\*</sup> (low noise)


→ Tradeoff with output range ΔV<sub>out</sub>.

$$\begin{aligned}\overline{\frac{v_{ieq}^2}{\Delta f}} &= 4k_B T \gamma \frac{1}{g_{m1}^2} (g_{m1} + g_{m2}) \\ &= 4k_B T \gamma \frac{1}{g_{m1}} \left( 1 + \frac{g_{m2}}{g_{m1}} \right) \\ &= 4k_B T \gamma \frac{1}{g_{m1}} \underbrace{\left( 1 + \frac{V_1^*}{V_2^*} \right)}_{n_f}\end{aligned}$$





# Differential Input

- Differential input:  
eliminates systematic offset
- Tail current source:  
provides CMRR




# Differential Pair – CMRR

**CMRR**



# Simulation Result



For all cases:

$$g_m = 290 \mu\text{S}$$


$$V^* = 180 \text{ mV}$$

$$A_{vo} = 5.5$$



# CMRR Analysis

No tail current source	Tail / No Body Effect	Tail / With Body Effect
$A_{dm} = G_m R_o$ $A_{cm} = G_m R_o$ $A_{cdm} = \Delta G_m R_o + G_m \Delta R_o$ $= G_m R_o \left( \frac{\Delta G_m}{G_m} + \frac{\Delta R_o}{R_o} \right)$ $CMRR = \frac{1}{\frac{\Delta G_m}{G_m} + \frac{\Delta R_o}{R_o}}$ <ul style="list-style-type: none"> <li>E.g. <math>1/0.01 = 100 = 40\text{dB}</math></li> </ul>	$A_{dm} = G_m R_o$ $A_{cm} \approx \frac{R_o}{2R_{SS}} \quad \text{for} \quad v_{sb} \approx v_{ic}$ $A_{cdm} = \frac{R_o}{2R_{SS}} \left( \frac{\Delta G_m}{G_m} + \frac{\Delta R_o}{R_o} \right)$ $CMRR = \frac{2G_m R_{SS}}{\frac{\Delta G_m}{G_m} + \frac{\Delta R_o}{R_o}}$ <ul style="list-style-type: none"> <li>E.g.  <math display="block">2 \times 1\text{mS} * 1\text{M}\Omega / 0.01</math> <math display="block">= 200,000 = 106\text{dB}</math> </li> </ul>	<ul style="list-style-type: none"> <li>Ignoring <math>\Delta G_m, \Delta R_o</math> (use superposition)</li> </ul> $A_{dm} = G_m R_o$ $A_{cdm} = \Delta g_{mb} R_o \quad \text{for} \quad v_{sb} \approx v_{ic}$ $CMRR = \frac{G_m}{\Delta g_{mb}}$ $= \frac{g_m}{\Delta g_{mb}}$ $= \frac{g_m}{g_{mb}}$ <ul style="list-style-type: none"> <li>E.g. <math>10/0.01 = 1000 = 60\text{dB}</math></li> </ul>



# CMRR Summary

No tail current source	With tail current source	Well tied to source
<ul style="list-style-type: none"><li>• CMRR limited by matching</li><li>• Bias current is a strong function of input common-mode</li><li>• <b>Impractical in most situations</b></li></ul>	<ul style="list-style-type: none"><li>• CMRR improved by ...</li><li>• <b>High frequency CMRR limited by capacitance at common-source node (<math>C_{SB}</math>)</b></li></ul>	<ul style="list-style-type: none"><li>• Eliminates <math>g_{mb}</math> matching constraint</li><li>• CMRR limited by <math>I_D</math> modulation; cascode helps</li><li>• <math>C_{well}</math> sets high frequency CMRR</li><li>• <math>C_{well} &lt; C_{SB}</math> in some deep sub-micron processes (with high S/D doping)</li></ul>

