

Analog Integrated Circuits nalog Integrated Circuits

Topic 18: MOS S/H Topic 18: MOS S/H

Ali M. Niknejad and Bernhard E. Boser © 2006

Department of Electrical Engineering and Computer Sciences

MOS Sample & Hold MOS Sample & Hold

• Grab exact value of V $_{\sf in}$ when switch opens

Ideal Sampling Practical Sampling

- kT/C noise
- Finite $\mathsf{R}_{\mathsf{sw}} \mathsf{\rightarrow}$ limited bandwidth
- $R_{sw} = f(V_{in}) \rightarrow$ distortion
- Switch charge injection
- •Clock jitter

kT/C Noise /C Noise

MOSFET as Resistor MOSFET as Resistor

- "off" state
	- – $\rm R_{off}$
	- – $I_{\text{off}} \dots$ beware of subthreshold conduction
	- Capacitive coupling
	- T-switch
- "on" state
	- –Operate in triode region with V_{DS} small
	- Nonlinear
	- Threshold voltage, Body effect
	- N/P/C-MOS
	- –Constant V_{GS} switch

Switch On-Resistance

Acquisition Bandwidth Acquisition Bandwidth

- • The resistance R of switch S1 turns the sampling network into a lowpass filter with risetime = $\mathrm{RC} = \tau$
- \bullet Assuming V_{in} is constant during the sampling period and C is initially discharged (a good idea—why?):

$$
v_{out}(t) = v_{in}\left(1 - e^{-t/\tau}\right)
$$

Switch On-Resistance

$$
v_{in} - v_{out} \left(t = \frac{1}{2f_s} \right) << \Delta
$$

$$
v_{in} e^{-\frac{1}{2}f_s \tau} << \Delta
$$

Worst Case: $v_{in} = V_{FS}$

$$
\tau << \frac{T}{2} \frac{1}{\ln(2^B - 1)} \approx \frac{0.72T}{B}
$$

$$
R << \frac{0.72}{f_s CB}
$$

Example:

 $B = 14$, $C = 13pF$, $f_s = 100MHz$ $T/\tau >> 19.4, \ \ \ R << 40\Omega$

Switch On-Resistance

$$
I_{D(triode)} = \mu C_{ox} \frac{W}{L} \left(V_{GS} - V_{TH} - \frac{V_{DS}}{2} \right) V_{DS}
$$

\n
$$
\frac{1}{R_{ON}} \approx \frac{dI_{D(triode)}}{dV_{DS}} \Big|_{V_{DS} \to 0}
$$

\n
$$
R_{ON} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})}
$$

\n
$$
= \frac{1}{\mu C_{ox} \frac{W}{L} (V_{DD} - V_{TH} - V_{in})}
$$

\n
$$
= \frac{R_{o}}{1 - \frac{V_{in}}{V_{DD} - V_{TH}}}
$$
 with $R_{o} = \frac{1}{\mu C_{ox} \frac{W}{L} (V_{DD} - V_{TH})}$
\n
$$
R_{ON} = \frac{R_{o}}{1 - \frac{V_{in}}{V_{DD} - V_{TH}}}
$$

Sampling Distortion Sampling Distortion

$$
v_{out} = v_{in} \left(1 - e^{-\frac{T}{2\tau} \left(1 - \frac{v_{in}}{V_{DD} - V_{TH}} \right)} \right)
$$

Sampling Distortion Sampling Distortion

- SFDR is very sensitive to sampling distortion
- Solutions:
	- Overdesign switches
		- \rightarrow increased switch charge injection
		- \rightarrow increased clock pwr
	- Complementary switch
	- Large $\mathsf{V}_{\mathsf{DD}}\!\mathsf{W}_{\mathsf{FS}}$ \rightarrow increased noise
	- Constant V $_{\mathsf{GS}}$ ≠ f(V $_{\mathsf{in}}$) \rightarrow ...

Switch On-Resistance

Constant V_{GS} Sampling

- Switch overdrive voltage is independent of signal
- $\bullet~$ Error from finite ${\sf R}_{\sf ON}$ is linear (to first order)

Constant V_{GS} Sampling

Constant V_{GS} Sampling Circuit

Clock Multiplier Clock Multiplier

Clock Booster

Constant V_{GS} Sampler: Φ LOW

Constant Vgs Switch: P is LOW

- • Sampling switch M11 is OFF
- •C3 charged to VDD

Constant V_{GS} Sampler: Φ HIGH

Constant Vgs Switch: P is HIGH

- \bullet C3 previously charged to VDD
- • M8 & M9 are on: C3 across G-S of M11
- • M11 on with constant $VGS = VDD$

Constant V_{GS} Sampling

Complete Circuit Complete Circuit

Ref: A. Abo et al, "A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter," JSSC May 1999, pp. 599.

Switch On-Resistance

Charge Injection Charge Injection

- "Extra" charge dumped onto holding capacitor
- \bullet Cause:
	- C_{ov} charge sharing
	- –Channel charge
- Problems:
	- Offset
	- Distortion (error charge is function of V_{IN})
- Solutions:
	- Dummy switches
	- –Bottom-plate sampling

Worst -Case Error Case Error

 $Q_{CH} = WLC_{ox}(V_{DD} - V_{in} - V_{TH})$ channel charge :

max pedestal error :
$$
V_{in} = V_{SS}
$$

\n
$$
\Delta V = \frac{Q_{CH}}{C_2} = \frac{WLC_{ox}}{C_2} (V_{DD} - V_{SS} - V_{TH})
$$

Example :

$$
\Delta V = \frac{10 \times 0.35 \times 5}{1000} (3 - 0.6) = \underline{42mV}
$$

- •Error significant in many applications
- \bullet Worst case: not all Q_{CH} goes onto C_2
- •Signal dependent: Q_{CH} , $V_{TH} \rightarrow f(V_{in})$
- •Solution?

"Small Switch Small Switch"

$$
\tau = R_o C_2 = \frac{C_2}{\mu C_{ox} \frac{W}{L} (V_{DD} - V_{TH})}
$$

$$
\Delta V = \frac{Q_{CH}}{C_2} = \frac{W L C_{ox}}{C_2} (V_{DD} - V_{SS} - V_{TH})
$$

$$
FOM = \frac{C_2}{\mu C_{ox} \frac{W}{L} (V_{DD} - V_{SS} - V_{TH})} \times \frac{WLC_{ox}}{C_2} (V_{DD} - V_{SS} - V_{TH})
$$

$$
= \frac{L^2}{\mu}
$$

Reduced $\Delta V \rightarrow$ incase in τ: no optimum

Dummy Switch Dummy Switch

- • Dummy switch is half width
- • Depends on equal charge split between source and drain
- •Is split equal?

Ref: Bienstman et al, JSSC 12/1980, pp. 1051.

> Eichenberger et al, JSSC 8/1989, pp. 1143.

Charge Injection Model Charge Injection Model

- \bullet On-state: MOSFET charge storage
	- Channel: $\mathcal{Q}_{CH}\cong WLC_{ox}\big(V_G-V_{IN}-V_{TH}\big)$
	- Overlap capacitance
- \bullet Turn-off:
	- Charge splits between C_1 and C_2
	- –Charge injected onto C_2 corrupts signal
	- Error

$$
\frac{\Delta Q_2}{C_2 V_{IN}} = ?
$$

Charge Injection Analysis Charge Injection Analysis

Charge Injection Analysis Charge Injection Analysis

Partition parameter:

$$
B = \sqrt{\left(V_{DD} - V_{SS} - V_{TH}\right)t_{FALL}} \frac{\mu}{L^2} \frac{WLC_{ox}}{C_2}
$$

$$
= \sqrt{\frac{V_{DD} - V_{SS} - V_{TH}}{V^*} \times \frac{WLC_{ox}}{C_2} \times \underbrace{t_{FALL}\omega_T}_{V}}
$$

SPICE (BSIM 3v3):

Minimizing Injection Error Minimizing Injection Error

- 1. B >> 1: t_{FALL} >> 1/ ω_{T} and C_1 >> C_2
	- \bullet All charge injected onto C_2 flows back onto C_1 during "slow" turnoff
	- •Impractical: slow and uselessly large C_1
- 2. $C_1 = C_2$ and dummy switch (cf. Bienstmann)
	- •Useless C_1 (extra area and power)
- 3. $B \ll 1$: requires fast switching, only approximate
- 4. CMOS Switch
	- •Partial cancellation for "some" V_{in} (when both XTR are on)
	- \bullet Depends on (poor) matching between NMOS and PMOS
	- •Beware of $PM\rightarrow AM$ conversion (jitter):
		- Amount of injected charge depends on which switch turns of first
		- Better to depend on only on type switch turning off

Rejecting Injection Error Rejecting Injection Error

 $\rm \Delta V = V_{OS}^{} + f(V_{in}^{})$

 V_{OS} \rightarrow differential circuit

$f(V_{in}) \rightarrow$ bottom plate = const. V_{in} sampling

Refs: R. C. Yen and P. R. Gray, "An MOS switched capacitor sampling differential instrumentation amplifier," *IEEE International Solid-State Circuits Conference,* vol. XXV, pp. 82 - 83, February 1982.

K. Lee and R. G. Meyer, "Low-distortion switched-capacitor filter design techniques," *IEEE Journal of Solid-State Circuits,* vol. 20, pp. 1103 - 1113, December 1985.

Bottom -Plate Sampling Plate Sampling

- •Switch Φ_{1a} opens first
	- Injected charge is constant, i.e. not f(Vin)
	- – Removed by differential implementation
- \bullet Switch Φ_{1b} opens later
	- $-$ C₂ disconnected \rightarrow no charge injected

MOS T&H MOS T&H

Ref: W. Yang, D. Kelly, I. Mehr, M. T. Sayuk, and L. Singer, "A 3-V 340mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input," *IEEE Journal of Solid-State Circuits,* vol. 36, pp. 1931 - 1936, December 2001.

SC Gain Stage SC Gain Stage

 $G = C_s / C_f$

•

- • F_{max} = 1 / (1+G) $= 0.5$ for $G = 1$
- •∙ ∆V $_{\sf icm}$ remains on ${\sf C}_{\sf s}$

Refs: R. C. Yen and P. R. Gray, "An MOS switched capacitor sampling differential instrumentation amplifier," *IEEE International Solid-State Circuits Conference,* vol. XXV, pp. 82 - 83, February 1982.

S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," *IEEE Journal of Solid-State Circuits,* vol. 22, pp. 954 - 961, December 1987.

- \bullet All of the preceding analyses assume that sampling impulses are spaced evenly in time
- \bullet Actual clocks show some distribution around the nominal value T
- •The variability in T is called jitter
- \bullet Typical clocks have >100ps+ jitter
- \bullet Excellent (and expensive) clocks have <1ps jitter
- Refs: T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, "A 2.5 V CMOS delaylocked loop for 18 Mbit, 500 megabyte/s DRAM," *IEEE Journal of Solid-State Circuits,* vol. 29, pp. 1491 - 1496, December 1994.

R. Farjad-Rad, W. Dally, H. Ng, R. Senthinathan, M. E. Lee, R. Rathi, and J. Poulton, "A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips," *IEEE Journal of Solid-State Circuits,* vol. 37, pp. 1804 - 1812, December 2002.

- • The dominant cause of clock jitter in most chips is power supply noise produced by unrelated activity in other parts of the chip
- \bullet The inverter symbol represents a chain of gates in the sampling clock path

- \bullet Let's assume the inverter delay is 100psec, and that the delay varies by 20% per volt change in $\rm V_{DD}$ (20 $\rm psec/V)$
- • 200mV of power supply noise becomes 4psec of clock jitter

• Sampling jitter adds an error voltage proportional to the product of (t_J-t_0) and the derivative of the input signal at the sampling instant

• Jitter doesn't matter when sampling dc signals

Jitter Estimate Jitter Estimate

Sinusoidal input Worst case

*∆tf xA*Jitter : Frequency : Amplitude :

> $x(t) = A\sin(2\pi f_x t)$ $x'(t) = 2\pi f_x A \cos(2\pi f_x t)$ $e(t) \leq |x'(t)| \Delta t$ $|x'(t)| \leq 2\pi f_x A$

$$
A = A_{FS}
$$
\n
$$
f_x = \frac{f_s}{2}
$$
\n
$$
|e(t)| \ll \frac{\Delta}{2} \approx \frac{A_{FS}}{2^{B+1}}
$$
\n
$$
\Delta t \ll \frac{1}{2^B \pi f_s}
$$

