EECS 240 EECS 240

Analog Integrated Circuits nalog Integrated Circuits

Topic 17: Device Matching Topic 17: Device Matching

Ali M. Niknejad and Bernhard E. Boser © 2006

Department of Electrical Engineering and Computer Sciences

Device Matching Mechanisms Device Matching Mechanisms

- Spatial effects
	- Wafer-to-wafer
	- – Long range
		- Gradients
	- – Short range
		- Statistics
- Circuit effects
	- Differential structures
		- Differential pair
		- Current mirror
	- Bias
- •Layout effects

Mismatch Model Mismatch Model

- What is modeled?
	- – Short-range, random processes, e.g.
		- Dopant fluctuations
		- Mobility fluctuations
		- Oxide trap variations
- What is NOT modeled?
	- Batch-to-batch or wafer-to-wafer variations
	- –Long-range effects such as gradients
	- –Electrical, lithographic, or timing offsets

- \bullet M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," *IEEE Journal of Solid-State Circuits,* vol. 24, pp. 1433 - 1439, October 1989.
	- Mismatch model
	- Statistical data for 2.5 µm CMOS
- \bullet Jeroen A. Croon, Maarten Rosmeulen, Stefaan Decoutere, Willy Sansen, Herman E. Maes; *An easy-to-use mismatch model for the MOS transistor*, IEEE Journal of Solid-State Circuits, vol. 37, pp. 1056 - 1064, August 2002.
	- 0.18 µm CMOS data
	- Qualitative analysis of short-channel effects on matching

Mismatch Statistics Mismatch Statistics

- Composed of many single events E.g. dopant atoms
- Individual effects are small \rightarrow linear superposition applies
- Correlation distance $<<$ device dimensions
- $\bullet \rightarrow$ Mismatch has Gaussian distribution, zero mean

MOSFET Mismatch Parameter MOSFET Mismatch Parameter

Experiment:

$$
\frac{\Delta I_D}{I_D}=1\%
$$

- • Experimental result applies to one particular configuration
- • What about:
	- Device size
		- •W
		- • \mathbf{L}
		- Area
	- Bias
		- $\rm V_{GS}$
	- –Physical proximity
	- …
- \bullet Need parameterized model

Geometry Effects Geometry Effects

$$
\sigma^2(\Delta P) = \frac{A_P^2}{W L} + S_P^2 D_x^2
$$

- $\sigma^2(\Delta P)$: $^{2}(\Delta P)$: standard deviation of P
	- :*WL*active gate area

:

- $D_{\overline{\mathbf{x}}}$: distance between device centers
- A_{p} : measured area parameter
- S_{ρ} : measured distance parameter,
	- $\epsilon = 0$ for common centroid layout

Example: V_{TH}

$$
\sigma^2 (\Delta V_{TH0}) = \frac{A_{P,V_{TH0}}^2}{WL} + S_{P,V_{TH0}}^2 D_x^2
$$

$$
A_{P,NMOS} \approx 30 \text{ mV } \mu\text{m}
$$

$$
A_{P,NMOS} \approx 35 \text{ mV } \mu\text{m}
$$

(2.5 μ m CMOS process)

Drain Bias, V_{DS}

Back -Gate Bias, V_{SB}

- • Pair 3 exhibits significant $\rm V_{SB}$ dependence
- • Why?
	- Non-uniform doping profile (V $_{\rm TH}$ adjust)

$$
V_{TH} = V_{TH0} + \gamma \left[\sqrt{\Phi_B - V_{BS}} - \sqrt{\Phi_B} \right]
$$

$$
\sigma^2 (V_{TH}) = \dots
$$

$$
\sigma^2 (\gamma) = \dots
$$

Current Matching, **∆ D/I D**

Strong bias dependence (we knew that already)

Current Factor Current Factor

$$
\beta = \mu C_{ox} \frac{W}{L}
$$

 \bullet Model?

Edge Model Edge Model

$$
\frac{\sigma^2(\beta)}{\beta^2} = \frac{\sigma^2(W)}{W^2} + \frac{\sigma^2(L)}{L^2} + \frac{\sigma^2(C_{ox})}{C_{ox}^2} + \frac{\sigma^2(\mu_n)}{\mu_n^2}
$$

$$
\sigma^2(W) \propto \frac{1}{W} \quad \text{and} \quad \sigma^2(L) \propto \frac{1}{L} \quad \text{where}
$$
 this simplifies to

$$
\sigma^2(W) \propto \frac{1}{L} \quad \text{and} \quad \sigma^2(L) \propto \frac{1}{W}
$$

$$
\frac{\sigma^2(\beta)}{\beta^2} = \frac{A_L^2}{WL^2} + \frac{A_W^2}{W^2L} + \frac{A_{C_{ox}}^2}{WL} + \frac{A_\mu^2}{WL} + S_\beta^2 D^2
$$

for

Orientation Effect Orientation Effect

- Si and transistors are not (perfectly) isotropic
- • \rightarrow keep direction of current flow same!

Distance Effect Distance Effect

Model Summary Model Summary

MATCHING DATA FOR NMOS AND PMOS TRANSISTOR PAIRS IN A 50-nm GATE OXIDE, 2.5 - μ m n-WELL PROCESS

Example: Current Mirror Example: Current Mirror

Example: Example: Bandgap Bandgap Reference Reference

- • σ_{VBG} = 25 mV
- • Dominated by amplifier offset
- •Area – offset tradeoff

Process Dependence Process Dependence

<u>Example:</u> $\Delta\rm{V}_{TH}$ vs. \rm{t}_{ox}

- V_{TH} matching appears strongly correlated with $\rm t_{ox}$
- • Reason?
	- $-$ t_{ox} is not only difference
	- –Doping concentration?

0.18 µ**m CMOS**

EECS 240 Topic 17: Device Matching © 2006 A. M. Niknejad and B. Boser 21

0.18 µ**m CMOS**

Example: Current Mirror Example: Current Mirror

$$
\frac{\Delta I_D}{I_D} = \frac{g_m}{I_D} \Delta V_{TH} + \frac{\Delta \beta}{\beta}
$$

$$
\sigma_{\Delta I_{D}}^2 \approx \left(\frac{2}{V^*}\right)^2 \sigma_{\Delta V_{TH}}^2 + \beta^2 \sigma_{\Delta(Y_{\beta})}^2
$$

100µm/ 0.25µm NMOS

$$
\sigma_{\Delta V_{TH}}^2 \approx \frac{A_o}{WL} = \frac{33.3 \times 10^{-6} \text{V}^2 \mu \text{m}^2}{100 \mu \text{m} \times 0.25 \mu \text{m}} = (1.15 \text{mV})^2
$$

$$
\left(\frac{W}{L}\right)^2 \sigma_{\Delta(\gamma_\beta)}^2 \approx \frac{A_o}{WL} + \frac{A_W}{W^2 L} = \frac{6.1 \times 10^{3} \text{V}^4 \text{m}^2/\text{A}^2}{100 \mu \text{m} \times 0.25 \mu \text{m}} - \frac{0.91 \times 10^{3} \text{V}^4 \text{m}^3/\text{A}^2}{(100 \mu \text{m})^2 \times 0.25 \mu \text{m}} = (15.6 \text{V})^2
$$

$$
\sigma_{\frac{\Delta D}{D_{f_D}}}^{2} \approx \left(\frac{1.15 \text{mV}}{200 \text{mV}}\right)^{2} + \left(200 \frac{\mu A}{V^2} \times 15.6 \frac{V^2}{A}\right)^{2} = (0.66\%)^{2}
$$

Example: Differential Pair Example: Differential Pair

$$
V_{os} = \Delta V_{TH} + \frac{V^*}{2} \frac{\Delta \beta}{\beta}
$$

$$
\sigma_{V_{os}}^2 = \sigma_{V_{TH}}^2 + \left(\frac{V^*}{2}\right)^2 \beta^2 \sigma_{\Delta(V_\beta)}^2
$$

100µm/ 0.25µm NMOS

$$
\sigma_{\Delta V_{TH}}^2 \approx \frac{A_o}{WL} = \frac{33.3 \times 10^{-6} \text{V}^2 \mu \text{m}^2}{100 \mu \text{m} \times 0.25 \mu \text{m}} = (1.15 \text{mV})^2
$$

$$
\left(\frac{W}{L}\right)^2 \sigma_{\Delta(\gamma_\beta)}^2 \approx \frac{A_o}{WL} + \frac{A_W}{W^2 L} = \frac{6.1 \times 10^{3} \text{V}^4 \mu \text{m}^2/\text{A}^2}{100 \mu \text{m} \times 0.25 \mu \text{m}} - \frac{0.91 \times 10^{3} \text{V}^4 \mu \text{m}^3/\text{A}^2}{(100 \mu \text{m})^2 \times 0.25 \mu \text{m}} = (15.6 \text{V}^2/\text{A})^2
$$

$$
\sigma_{V_{os}}^2 \cong (1.15 \text{mV})^2 + \left(\frac{120 \text{mV}}{2} \times 200 \frac{\mu A}{V^2} \times 15.6 \frac{V^2}{A}\right)^2 = (1.17 \text{mV})^2
$$

EECS 240 Topic 17: Device Matching \degree \degree 2006 A. M. Niknejad and B. Boser 24

"Careful" Layout

- \bullet Minimize systematic errors
	- Geometry
		- Proximity effects: diffusion, etch rate
		- Orientation
	- Gradients
		- Process
		- Temperature
		- Stress

Ref: A. Hastings, "The art of analog layout," Prentice Hall, 2001

Layout Tradeoffs Layout Tradeoffs

- • Matching often involves tradeoffs:
	- Increased channel length
	- Increased circuit area
	- \rightarrow increased power dissipation, reduced speed, ...
- • Determine required level of matching
	- Minimal:
		- \bullet 3 $\sigma_{\rm Vos}$ >10mV, 3 $\sigma_{\rm \Delta ID/ID}$ >2%
		- Unit elements, matched orientation, compact layout
	- Moderate:
		- \bullet 3 $\sigma_{\rm Vos}$ >2mV, 3 $\sigma_{\rm \Delta ID/ID}$ >0.1%
		- Apply most or all layout rules
	- Precise:
		- Trimming or self-calibration

1. Unit elements 1. Unit elements

- Equal L
- Equal W (use M)

2. Large Active Areas 2. Large Active Areas

- Reduce random variations
- Use statistical analysis as a guide

3. Bias Point 3. Bias Point

- Voltage matching (differential pair):
	- Small V*
	- –Long L
- Current matching (mirror):
	- –Large V*
	- and the contract of the contract of Same V_{DS}

4. Same Orientation 4. Same Orientation

- Transistors "look" symmetrical
- Actual devices are not:
	- –Silicon is not isotropic
	- and the contract of the contract of Implants are not isotropic
- What about ac?

5. Compact Layout 5. Compact Layout

- Minimize stress and temperature variations & random fluctuations
- Avoid poor MOSFET aspect ratio

$$
- E.g. W/L = 1000/0.35
$$

- – Use fingers: 50/0.35, M=20
	- $\rightarrow \sim$ square layout

6. Common Centroid Layout 6. Common Centroid Layout

- Cancels <u>linear</u> gradients
- Required for moderate matching
- Common-centroid rules:
	- Coincidence
	- –Symmetry
	- and the contract of the contract of Dispersion
	- $-$ Compactness
	- Orientation

7. Dummy Segments 7. Dummy Segments

- Place dummy segments at ends of arrayed devices
- Protects from processing non-uniformity e.g. etch-rate

8. Stress Gradients 8. Stress Gradients

- Global: from package
	- Place devices in areas of low stress
	- $-$ Generally center of chip
	- –At odds mixed-signal floor plans
- Local: metalization
	- Do not route metal across active area
	- If unavoidable: add dummies so that each device sees same amount of metal

9. Contacts 9. Contacts

- Do not place contacts on top of active area
	- Induce threshold mismatch
	- –God knows why …
- Compromise: minimize the number and make each gate identical
- Beware of proximity effects when connecting multiple gates with poly
	- Use metal interconnects or
	- –Use poly connectors on either side of transistor

10. Junctions 10. Junctions

- Keep all junctions and deep diffusions away from transistors (except S/D)
	- and the contract of the contract of Extend well boundary at least 2x junction depth
	- $-$ Just because the layout rule permits it, minimum spacing is not always the best solution
		- Not all spaces are critical for overall layout area

11. Oxide thickness 11. Oxide thickness

- Devices with thinner oxide usually exhibit better matching
	- and the contract of the contract of Use minimum t_{ox} devices for best matching if the process offers a choice

12. NMOS 12. NMOS vs PMOS

- NMOS usually exhibit better matching than PMOS
	- and the contract of the contract of Why?
	- and the contract of the contract of Random matching, 0.18 µm data:
		- V_{TH} of PMOS has better matching (2x)
		- β of NMOS matches better (4.5x!)

13. Power Devices 13. Power Devices

- Power devices create temperature gradients and inject carriers into the substrate – dV_{TH} / $dT = -2mV$ /°C !
- Keep matched devices away from power sources $($ >50mW)
- Beware of "Temperature Memory Effect": Use common-centroid layout for matched devices with different current density

Common -Centroid Layout Centroid Layout

- • Determine groups of matched components
	- •Depends on circuit function
	- \bullet E.g.
		- •All transistors in a mirror
		- • Diff-pair and load in an amplifier
			- •Should they be matched individually or jointly?
- • Divide into segments
	- •Unity element
	- •Avoid small (<70%) fractional elements if no GCD

Common-Centroid Patterns Centroid Patterns

- \bullet Coincidence:
	- –Center of all matched devices co-incide
- •Symmetry:
	- –X- and Y-axis
	- –R's and C's exhibit 1-axis symmetry
- \bullet Dispersion:
	- –High dispersion reduces sensitivity to higher order (nonlinear) gradients
	- E.g.
		- \bullet ABBAABBA: 2 runs (ABBA) of 2 segments (AB, BA)
		- \bullet ABABBABA: 1 run of 2 segments (AB, BA)
		- \bullet \rightarrow ABABBABA has higher dispersion (preferable)

Common-Centroid Patterns Centroid Patterns

- \bullet Compactness:
	- –Approximately square layout
	- – 2D patterns
		- Better approximation of square layout
		- Usually higher dispersion possible, e.g. $\rm _D A_S B_D B_S A_D \qquad \qquad _D$

 $A_{S}B_{D}B_{S}A_{D}$ ${}_{D}\text{B}_{\text{S}}\text{A}_{\text{D}}\text{A}_{\text{S}}\text{B}_{\text{D}}$ ${}_{D}\text{B}_{\text{S}}\text{A}_{\text{D}}\text{A}_{\text{S}}\text{B}_{\text{D}}$ $_\mathrm{D}\mathrm{B_S}\mathrm{A_D}\mathrm{A_S}\mathrm{B_D}$ $_\mathrm{D}\mathrm{A}_{\mathrm{S}}\mathrm{B}_{\mathrm{D}}\mathrm{B}_{\mathrm{S}}\mathrm{A}_{\mathrm{D}}$ $\mathrm{_{D}B_{S}A_{D}A_{S}B_{D}}$

- • Orientation:
	- –Stress induced mobility variations: several percent error
	- –Tilted wafers: \sim 5% error