# Lecture 22: **Si Microwave Amplifier Survey** Ali Niknejad

**EECS 217** 

### A 1.5-V, 1.5-GHz CMOS Low Noise Amplifier

Derek K. Shaeffer, Student Member, IEEE, and Thomas H. Lee, Member, IEEE



Fig. 4. Equivalent circuit for input stage noise calculations.

$$
F = 1 + \frac{R_l}{R_s} + \frac{R_g}{R_s} + \frac{\gamma}{\alpha} \frac{\chi}{Q_L} \left(\frac{\omega_0}{\omega_T}\right).
$$
  

$$
\chi = \kappa + \xi = 1 + 2|c|Q_L \sqrt{\frac{\delta \alpha^2}{5\gamma}} + \frac{\delta \alpha^2}{5\gamma} (1 + Q_L^2).
$$

$$
F_{min,G_m} = 1 + \sqrt{\frac{4}{5}\delta\gamma} \left(\frac{\omega_0}{\omega_T}\right) \left\{ |c| + \sqrt{1 + \frac{\delta\alpha^2}{5\gamma}} \right\}
$$

$$
\geq 1 + 1.33 \left(\frac{\omega_0}{\omega_T}\right).
$$

$$
F_{min,P_D} \approx 1 + 2.4 \frac{\gamma}{\alpha} \left(\frac{\omega_0}{\omega_T}\right) \ge 1 + 1.62 \left(\frac{\omega_0}{\omega_T}\right)
$$



$$
W_{M_1,opt, P_D} = \left[\frac{2}{3}\omega_0 LC_{ox}R_s Q_{L,opt, P_D}\right]^{-1} \approx 496 \,\mu\text{m} \quad (53)
$$





TABLE II LNA PERFORMANCE SUMMARY

Frequency	1.5 GHz
Noise Figure	$3.5$ dB
S21	$22 \text{ dB}$
IP3 (Output)	12.7 dBm
1 dB Compression	0 dBm
(Output)	
Supply Voltage	1.5 V
Power Dissipation	30 mW
(First Stage)	7.5 mW
Technology	$0.6 - \mu$ m CMOS
Die Area	$0.12$ mm $2$

Fig. 19. Noise figure and forward gain of the LNA.



### A 1V 0.9dB NF Low Noise Amplifier for 5-6GHz WLAN in 0.18um **CMOS**

#### **David Cassan and John Long** University of Toronto, Toronto, Canada<sup>1</sup>







**University of Toronto** 

### **Cascode LNA**



- $\Theta$ M<sub>2</sub> improves reverse isolation and suppresses Miller multiplication of C<sub>ad</sub> of M<sub>1</sub>
- 6mA drain current required for IIP3 > 0dBm from 1.8V supply  $\Theta$
- $L_S$  and width of  $M_1$  optimized for minimum noise figure  $\Theta$

**University of Toronto** 

### **Transformer-Feedback LNA**



- **Transformer (L<sub>11</sub> and L<sub>22</sub>)** is inverting for RF signals  $\Theta$
- Full supply voltage across transistor (i.e.,  $V_{DS} = V_{DD}$ )  $\Theta$

**University of Toronto** 

### **Monolithic Transformer Design**



 ⊙ outer diameter = 170um  $\Theta$  line width = 8um  $\Theta$  line spacing = 1um



**University of Toronto** 

# **Chip Micrograph**



# **Summary of Results**



\*value quoted for receive path (LNA+mixer). LNA linearity must be at lest this value

### **Brief Papers**

#### A 24-GHz CMOS Front-End

Xiang Guan, Student Member, IEEE, and Ali Hajimiri, Member, IEEE



Fig. 1. 24-GHz receiver.



$$
Z_{\rm in} = \left(\frac{1 + g_m R_f (1 + \chi)}{R_f + R_L} + \eta(\omega_0) g_m\right)^{-1} \tag{7}
$$

$$
F_{\rm CGRF,min} \approx 1 + \frac{\gamma}{1+\chi} \left( \sqrt{\frac{4\delta}{5\gamma}} \left( \frac{\omega_0}{\omega_T} \right) + \frac{2}{5(1+\chi)} \left( \frac{\omega_0}{\omega_T} \right)^2 \right). \tag{12}
$$

Fig. 2. Common-gate with resistive feedthrough LNA. (a) Schematic. (b) Small-signal equivalent circuits.



Fig. 3. Reducing substrate coupling by using parallel inductor.





Fig. 5. Die micrograph.



#### An Integrated 17 GHz Front-End for ISM/WLAN Applications in 0.13  $\mu$ m CMOS

C. Kienmayer<sup>1,2</sup>, R. Thüringer<sup>1,2</sup>, M. Tiebout<sup>2</sup>, W. Simbürger<sup>2</sup>, A. L. Scholtz<sup>1</sup>





Fig. 2. Simplified schematic diagram of the LNA.



Fig. 5. Receiver front-end chip photograph (Die size $800\,\mu\mathrm{m}$  $\frac{6}{1100 \mu m}$ 

#### 26-42 GHz SOI CMOS Low Noise Amplifier

Frank Ellinger, Member, IEEE







Fig. 1. Measured  $f_{\text{max}}$  and  $f_t$  versus frequency at  $V_{gs} = 0.5$  V,  $V_{ds} = 1$  V and  $I_{ds} = 16$  mA corresponding to a current density of 0.25 mA/ $\mu$ m.

Fig. 2. Measured  $f_{\text{max}}$  at  $V_{\text{ds}} = 1$  V versus current density.





Fig. 7. Q factor, low-frequency Q factor  $Q_{LF}$ , substrate loss factor SLF, and self-resonance loss factor RLF of line with  $L_s = 0.195$  nH.

$$
Q = \frac{\omega \cdot L_s}{R_s} \cdot \frac{R_p}{R_p + \left[ \left( \frac{\omega \cdot L_s}{R_s} \right)^2 + 1 \right] \cdot R_s}
$$

$$
\cdot \left[ 1 - \frac{R_S^2 \cdot (C_{cw} + C_p)}{L_s} - \omega^2 \cdot L_s \cdot (C_{cw} + C_p) \right]
$$

$$
= Q_{\rm LF} \cdot \text{SLF} \cdot \text{RLF}
$$



Fig. 10. Simplified equivalent circuit of the LNA.







Fig. 12. Measured and simulated gain and noise figure,  $V_{\text{dc}} = 2.4$  V,  $I_{\text{dc}} =$  $17 \text{ mA}$ .



#### ISSCC 2004 / SESSION 24 / TD: WIRELESS TRENDS: LOW-POWER AND 60GHz / 24.5

#### 24.5 **60GHz Transceiver Circuits in SiGe Bipolar Technology**

Scott Reynolds, Brian Floyd, Ullrich Pfeiffer, Thomas Zwick

IBM, Yorktown Heights, NY



Figure 24.5.2: Schematic of 60GHz low-noise amplifier.

### **SiGe Bipolar Technology Features**



- $\cdot$  0.12-µm emitter stripe
- $f_T = 200$  GHz
- unilateral  $f_{MAX}$  = 250 GHz
- $\cdot$  BV<sub>CEO</sub> = 1.7 V
- $\cdot$  BV<sub>CBO</sub> = 5.8 V
- 2 Cu layers, 2 thick top AI layers

 $1.E-01$ 

- MIM capacitors
- metal-film resistors







Figure 24.5.3: Measured gain, noise figure, S11, and S22 for LNA with CPW tapers.

# The Road to 60 GHz Wireless CMOS

Ali M. Niknejad and Robert W. Brodersen Chinh H. Doan, Sohrab Emami, David Sobel,Sayf Alalusi, Mounir Bohsali, Matthew Muh

> Berkeley Wireless Research CenterUniversity of California at Berkeley







## Challenges and Solution

- П Major Challenges:
	- ٠ High path loss at 60 GHz (relative to 5 GHz)
	- ▉ Silicon substrate is lossy – high Q passive elements difficult to realize
	- ▉ CMOS building blocks at 60 GHz
	- ٠ Need new design methodology for CMOS mm-wave
	- × Low power baseband architecture for Gbps communication
- $\mathcal{L}_{\mathcal{A}}$  Solution:
	- CMOS technology is inexpensive and constantly shrinking and operating at higher speeds – multiple transceivers can be integrated in a single chip
	- ▉ Antenna elements are small enough to allow integration into package
	- ٠ Beam forming can improve antenna gain, spatial diversity offers resilience to multi-path fading
	- × Due to spatial power combining, individual PAs need to deliver only  $\sim$ 50 mW



## Importance of Modeling at 60 GHz

- $\mathcal{L}_{\mathcal{A}}$  Transistors
	- Compact model not verified near  $f_{\text{max}}/f_t$
	- L. Table-based model lacks flexibility
	- П Parasitics no longer negligible
	- Highly layout dependent
- $\overline{\phantom{a}}$  Passives
	- Need accurate reactances
	- П Loss not negligible
	- Scalable models desired
	- L. Allows comparison of arbitrary structures

Accurate models required for circuits operating near limit of process



## Measurement Setup



**Berkeley Wireless Research Center** 

## Device Test Chip



#### Test Chip Includes:

- $\overline{\phantom{a}}$  Multi-line TRL calibration
- **Transmission lines** П
	- П Coplanar (CPW)
	- $\blacksquare$ Microstrip
- **Fingered capacitors**  $\mathcal{A}$ 
	- $\blacksquare$ Coupling
	- **Supply bypass**  $\blacksquare$
- $\mathbb{R}^2$ Poly/N-well caps
- $\overline{\phantom{a}}$ Passive filters
- $\mathbb{R}^2$  RF NMOS layout with varying  $W_{F}$ ,  $N_{F}$



### Modeling challenges for modern CMOS



- П Lossy substrate (~10 Ω-cm)
- T 6–8 metal levels (copper)
- $\mathcal{C}^{\mathcal{A}}$  Chemical mechanical planarization (20-80% metal density)
	- П Slots required in metal lines
	- П Fill metal in empty areas
- $\mathcal{L}_{\mathcal{A}}$ Multiple dielectric layers



### Ring Inductors Measurements

#### Low Loss MIM Cap and Inductor RingTightly Coupled for Low Loss





- Tank resonates at design frequency (56 GHz)
- Tank with DT (deep-trench) array has slightly higher Q but lower SRF
- $\blacksquare$  Loaded Q > 20 encouraging measurement



# Co-planar (CPW) and Microstrip T-Lines



- $\mathcal{L}_{\mathcal{A}}$  Microstrip shields EM fields from substrate
- $\mathcal{L}_{\mathcal{A}}$  CPW can realize higher Q inductors needed for tuning out device capacitance
- $\overline{\mathcal{A}}$ Use CPW

#### **CPW**





### Co-planar waveguide layout issues



- $\mathcal{L}_{\mathcal{A}}$  Bridges suppress odd-mode propagation
	- П Keep ground currents balanced
	- Advantage of the multi-layer metallization in CMOS  $\blacksquare$
- $\mathcal{L}_{\rm{max}}$  Signal-to-ground spacing
	- $\blacksquare$  Used to set  $Z_0$
	- Helps confine EM fields П
	- П Effects of bends are reduced



### 30-GHz Co-Planar Waveguide Filter



- $\mathcal{L}_{\mathcal{A}}$ 30-GHz center frequency
- $\mathcal{C}_{\mathcal{A}}$ Composed of scalable transmission lines
- $\mathbb{R}^3$ Tests accuracy of transmission line modeling



### Filter Measurements vs. Models



From the accurate modeling we can conclude

- **Negligible coupling between lines**
- $\blacksquare$ Bends, junctions, bridges have small effect



### Key Passive Devices



- $\mathcal{L}_{\mathcal{A}}$  Short transmission lines (T-lines) are used as inductors (to tune out FET parasitics)
- $\mathbb{R}^3$ T-lines are also used for impedance matching, interconnect, and biasing
- m. Bypass and coupling capacitors and varactors also characterized at 60 GHz



### How fast is standard 130-nm CMOS?

### First what is the best metric,  $f_{\mathit{max}}$  or  $f_t$  ?

- $f_t$ , the unity current gain, is useful for estimating circuit bandwidths at low frequency
	- **Ignores the parasitic resistive losses**
	- Doesn't assume optimal matching
	- **Affected by wiring capacitance**
- $f_{max}$ , the frequency when the device becomes passive, describes the real limitation
	- **Fundamental property of the device**
	- **Limited by resistive losses that reduce power gain**
	- **Requires an optimized layout**



# Layout for Maximizing  $f_{\sf max}$



#### Minimize all resistances

- $R_g$  use many small parallel gate fingers, <1  $\mu$ m each
- R<sub>sb</sub>, R<sub>db</sub>, R<sub>bb</sub> substrate contacts <1–2  $\mu$ m from device
- R<sub>s</sub>,  $R_d$  don't use source/drain extensions to reduce L



# *f<sub>max</sub>* vs. finger width





### Extended Transistor Modeling



- $\mathbb{R}^3$ Bias-dependent small-signal transistor model for highest accuracy
- **Large-signal BSIM3v3 model for nonlinearities and bias dependence** F.



# Small-signal model fitting – 0–65 GHz



### 130-nm CMOS Device Performance



**Research Center** 

### mm-Wave BSIM Modeling

- $\mathbb{R}^3$  Compact model with extrinsic parasitics
- $\mathcal{L}_{\mathcal{A}}$ DC I-V curve matching
- **Small-signal S-params fitting**
- $\mathcal{L}_{\mathcal{A}}$ Large-signal verification
- $\mathcal{C}^{\mathcal{A}}$  Challenges:
	- П Starting with a sample which is between typical and fast
	- П Millimeter-wave large-signal measurements
	- $\blacksquare$ Noise
	- $\blacksquare$ 3-terminal modeling

Reference: "Large-Signal Millimeter-Wave CMOS Modeling with BSIM3", RFIC'04Sohrab Emami, Chinh H. Doan, Ali M. Niknejad, and Robert W. Brodersen



### DC Curve Fitting



П **I-V** measurements were used to extract the core BSIM parameters of the fabricated common-source NMOS.



### Model Extraction: Small-Signal

- **Extensive on-wafer S-parameter** measurement to 65 GHz over a wide bias range.
- $\mathbb{R}^3$ **Parasitic component values** extracted using a hybrid optimization algorithm in Agilent IC-CAP.
- The broadband accuracy of the model verifies that using lumped parasitics is suitable well into the mm-wave region.





### Large-Signal Verification





- $\overline{\phantom{a}}$  Harmonics power measurement
	- $\mathbf{r}$ Class AB operation
	- Large-Signal amplification at 60 GHz



## Challenges for 60-GHz Amplifiers

- H ■ Low transistor gain at 60 GHz
	- × **•** Optimized transistor layout
	- × **Require accurate device models**
- H **Impedance matching networks** 
	- × • Need low-loss passives
	- × **Scalable models to design complex networks**
- <u>ra</u> ■ Broadband stability
	- × Miller capacitance
	- × ■ Bias oscillations
- H **High output power or low noise**



### 60-GHz Amplifier Schematic



- $\mathcal{C}^{\mathcal{A}}$ 3-stage cascode amplifier design
- $\mathbb{R}^3$ Cascode transistors improve isolation, stability
- $\mathcal{C}^{\mathcal{A}}$ Input/output matching networks designed to match 50  $\Omega$
- F. Pads are included as part of amplifier
- $\mathcal{L}_{\mathcal{A}}$ Designed using only measured components



### 60-GHz Amplifier Layout



### 40-GHz Amplifier Layout



### 40-GHz and 60-GHz CMOS Amplifiers



- $\mathcal{L}_{\mathcal{A}}$  We have developed a design methodology that gives repeatable results for microwave CMOS design
- $\mathbb{R}^3$ Power consumption:  $36 \text{ mW}$  (40 GHz),  $54 \text{ mW}$  (60 GHz)



### 60-GHz Noise Figure and Compression



