





Differential Amplifiers

Prof. Ali M. Niknejad




Why Differential?

- Differential circuits are much less sensitive to noises and interferences
- Differential configuration enables us to bias amplifiers and connect multiple stages without using coupling or bypass capacitors
- Differential amplifiers are widely used in IC's
 - Excellent matching of transistors, which is critical for differential circuits
 - Differential circuits require more transistors → not an issue for IC




tolerates
a large
input
CM range




Goal: Differential Gm


- What's wrong with this circuit?



Add a buffer to source side...



A symmetric pair is born...




$$V_{gs} = -v^- \frac{1/g_{m1}}{1/g_{m1} + 1/g_{m2}} = -v^- \frac{1}{1 + \frac{g_{m1}}{g_{m2}}}$$


$$G_v^- = \frac{-g_{m1}}{1 + \frac{g_{m1}}{g_{m2}}}$$

MOS Differential-Pair

Basic Configuration




option : differential
or single-ended
output




Common Mode Inputs

Differential Pair
Rejects Common-Mode Inputs




Small Signal Operation




$$\begin{aligned}
 V_1 &= \underbrace{\frac{v_d}{2}}_{DM} + \underbrace{v_c}_{CM} \\
 v_2 &= \underbrace{-\frac{v_d}{2}}_{DM} + \underbrace{v_c}_{CM}
 \end{aligned}$$

$$\begin{pmatrix} v_1 \\ v_2 \end{pmatrix} \rightarrow \begin{pmatrix} v_d \\ v_c \end{pmatrix}$$

Differential Symmetry



Differential Half Circuit




0 V
(b)
Virtual ground


Q_1 biased at $\frac{I}{2}$

$$A_d = \frac{\frac{v_{od}}{2}}{\frac{v_{id}}{2}} = \frac{v_{od}}{v_{id}} = g_m (R_D \parallel r_o)$$


CM Symmetry






CM AC Equivalent Circuit




Non-ideal current source consists of an ideal current source shunted by a large resistance, R_{SS}



Common Mode “Half Circuit”




Ideal CM Output Voltage



**Common-Source
with degeneration**

Common Mode Gain with Mismatched R_D



However, any mismatch in the half circuits will produce finite output voltage, e.g.,

$$R_{D2} = R_D + \Delta R_D$$

$$v_{od} = v_{o2} - v_{o1} = \frac{-\Delta R_D}{2R_{SS}} v_{icm}$$

Common mode gain:

$$A_{cm} = \frac{v_{od}}{v_{icm}} = \frac{-\Delta R_D}{2R_{SS}} = \left(\frac{-R_D}{2R_{SS}} \right) \left(\frac{\Delta R_D}{R_D} \right)$$

Common Mode Rejection Ratio (CMRR):


$$CMRR \equiv \frac{|A_d|}{|A_{cm}|}, \quad \text{in dB: } CMRR(dB) \equiv 20 \log \frac{|A_d|}{|A_{cm}|}$$

CMRR should be as large as possible.

For the above case,

$$CMRR = \frac{g_m R_D}{\frac{\Delta R_D}{2R_{SS}}} = \frac{2g_m R_{SS}}{\left(\frac{\Delta R_D}{R_D} \right)}$$

Common Mode Gain with Mismatch of g_m



Mismatch in g_m :

$$g_{m1} = g_m + \frac{1}{2} Dg_m; \quad g_{m2} = g_m - \frac{1}{2} Dg_m$$


$$g_{m1} - g_{m2} = Dg_m$$

(Derivation skipped)

$$A_{cm} = \frac{v_{od}}{v_{icm}} = \frac{R_D}{2R_{SS}} \frac{Dg_m}{g_m}$$

$$CMRR = \frac{\frac{g_m R_D}{R_D} \frac{Dg_m}{g_m}}{\frac{2R_{SS}}{g_m}} = \left(\frac{Dg_m}{g_m} \right)$$



DC Offset



Due to mismatch in R_D , output voltage $V_O \neq 0$ even both inputs are grounded. To produce zero output, an input offset voltage

$V_{OS} = \frac{V_O}{A_d}$, where A_d is differential gain, needs to be applied.

DC Offset





For example, DC offset caused by mismatch in R_D :


$$R_{D1} = R_D + \Delta R_D / 2; \quad R_{D2} = R_D - \Delta R_D / 2; \quad V_O = V_{D2} - V_{D1} = \frac{I}{2} \Delta R_D$$

$$V_{OS} = \frac{V_O}{A_d} = \frac{I \Delta R_D / 2}{g_m R_D} = \frac{I \Delta R_D / 2}{2 \left(\frac{I / 2}{V_{OV}} \right) R_D} = \frac{V_{OV}}{2} \frac{\Delta R_D}{R_D}$$


Differential Input, Single-End Output



Current Mirror Load (1)




AC equivalent circuit for differential input



Current mirror forces small-signal currents through Q_3 and Q_4 to be the same
→ output currents = 2x that of half circuit

Current Mirror Load (2)




Short-circuit transconductance of differential pair with current mirror load:

$$G_m = \frac{i_o}{v_{id}}; \quad i_o : \text{output current with short-circuit load}$$

$$i_o = g_{m2} \frac{v_{id}}{2} - g_{m4} v_{gs4}; \quad v_{gs4} = v_{gs3} = -g_{m1} \frac{v_{id}}{2} \left(\frac{1}{g_{m3}} \parallel r_{o3} \parallel r_{o1} \right) \gg -\frac{g_{m1}}{g_{m3}} \frac{v_{id}}{2}$$

$$g_{m1} = g_{m2} = g_m; \quad g_{m3} = g_{m4} \quad \Rightarrow \quad i_o = g_m v_{id} \quad \Rightarrow \quad G_m = g_m$$

Current Mirror Load (3)




Output resistance,

$$R_{out} = R_{op} \parallel R_{on} = r_{o4} \parallel r_{o2}$$

$$A_d = G_m R_{out} = g_m (r_{o4} \parallel r_{o2})$$

Common Mode Gain



Common mode gain (derivation skipped):

$$A_{cm} \gg - \frac{1}{2g_{m3}R_{SS}}$$

$$CMRR = \frac{|A_d|}{|A_{cm}|} = g_m (r_{o4} \parallel r_{o3}) \gg 2g_{m3}R_{SS}$$

For $r_{o4} = r_{o3} = r_o$ and $g_m = g_{m3}$


$$CMRR = (g_m r_o)(g_m R_{SS})$$

Op-amp

$$I^+ = I^- = 0A$$

MOS AMP


GATE
CURRENT $I_G = 0A$




Impedance = $r_{o2} \parallel r_{o3}$

$$V_x = \underbrace{g_m \left(\frac{V_d}{2} \right)}_i \times 2 \times r_{o2} \parallel r_{o3}$$

$$\frac{V_x}{V_d} = g_m (r_{o2} \parallel r_{o3})$$





$$\frac{v_o}{v_x} =$$





- ① draw small-signal ch+ & analyze
- ② "memory"
- ③ 2-port equivalent






diode loaded node



"side connected" transistor



$$A_o = G_m R_x$$

$$\omega_o = \frac{1}{C_x R_x}$$

$$A(\omega) = \frac{A_o}{1 + j\frac{\omega}{\omega_o}}$$

$$GBW = \frac{G_m R_x}{R_x C_x}$$

$$GBL = \frac{G_m}{C_x}$$

