

Multi-stage Amplifiers

**Prof. Ali M. Niknejad
Prof. Rikky Muller**

Announcements


- HW10 due on Friday
- Lab 5 due this week
- 2 weeks of lecture left!

Multistage Amplifiers

Why cascade single-stage amplifier stages?


- More gain !  $v_{in} \rightarrow \text{Op-Amp} \rightarrow v_{out}$ $A_v = 100$
- Gain/stage limited, especially in nanoscale devices

- Input/output resistance matching
 - Source/load impedance may be too high/low
- Improve Bandwidth 
- De-couple high impedance nodes from large capacitors
- Output stages to drive “external” loads
- DC coupling (no passive elements to block the signal)
 - Use amplifiers to naturally “level shift” signal





1-Stage Amplifier Types

Common Source




Common Gate







Source Follower $\rightarrow CD$ 

$$A_V \sim 1$$

Common Source with Source Degeneration



Transistor Amplifiers → Gm/V/I




CS
Gm
Amplifier
Common
Source

CG
I-Buffer
Common
Gate

V-Buffer
Source
Follower
(CD)

Impedance “Match”


- On-chip circuits often use “voltage/current” matching to minimize loading
- Keep in mind the input resistance and output resistance of each type of stage so that the loading does not create an undesired effect



Amp type	R_{in}	R_{out}
Voltage:	<u>∞</u>	<u>0</u>
Current:	<u>0</u>	<u>∞</u>
Transconductance: $V \rightarrow I$	<u>∞</u>	<u>∞</u>
Transresistance: $I \rightarrow V$	<u>0</u>	<u>0</u>


ideal

↑ opposite



Two-Stage Voltage Amplifier


- Boost gain by cascading Common-Source stages



Can combine into a single 2-port model

Results of new 2-port: $R_{in} = R_{in1}, R_{out} = R_{out2}$

CS Cascade Analysis




Results of new 2-port:

$$R_{in} = R_{in1} = \infty$$


$$R_{out} = R_{out2} = r_o \parallel r_{oc}$$

$$A_V = V_{out}/V_{in} =$$

$$\frac{V_{out}}{V_{in}} = \frac{V_{int}}{V_{in}} \cdot \frac{V_{out}}{V_{int}} = -g_{m1}(r_{o\parallel r_{oc}}) \times -g_{m2}(r_{o\parallel r_{oc}})$$



CS Cascade Bandwidth



$$C_{m1} = C_{gd} (1 - A) = C_{gd} (1 + g_{m1} (r_o || r_{oc}))$$

$$C_{m2} = C_{gd} (1 + g_{m2} (r_o || r_{oc}))$$

$$C \parallel R \Rightarrow \frac{\frac{1}{C_s} \cdot R}{\frac{1}{C_s} + R} = \frac{R}{RC_s + 1}$$

Two time constants:

$$\tau_1 = \frac{(g_{s1} + C_{m2}) \cdot (r_o || r_{oc})}{BIG}$$


$$\tau_2 = 0$$

- every capacitor in the signal path produces a pole
- look for largest τ associated w/ caps

\nwarrow cascaded 'high Root' with high $C_{in} \Rightarrow$ large τ

Bandwidth Extension

- Common Source stage has high gain, but low bandwidth
- Note that Miller effect is the culprit
- Follower stage can buffer source resistance from Miller cap



$$C_M = C_{gs} (1 - A) \approx 0$$

C_D


$$A_v \approx 1$$

$$R_{out} \approx \frac{1}{g_m}$$

$$R_{in} \approx \infty$$

$$C_{in} \rightarrow 0$$

Bandwidth Extension Using SF



3-stages

$$\frac{V_{out}}{V_{in}} = \frac{V_{int}}{V_{in}} \cdot \frac{V_{int2}}{V_{int}} \cdot \frac{V_{out}}{V_{int2}} = g_{m1} (r_o || r_{oc}) \cdot$$

$= g_{m1} g_{m2} (r_o || r_{oc})^2$

unchanged


$$T_1 = g_{m1} (r_o || r_{oc})$$

$$T_2 = \frac{1}{g_m} ((C_{gs} + C_{gd}) (1 + g_{m2} (r_o || r_{oc})))$$

BIGGER!
Both are smaller than slide 9


$$r_o/r_o \rightarrow \frac{1}{g_m}$$

CS Example with Cap Load




- C_{in} and C_s are very large, therefore they look like short circuits to the AC signal.
- If C_L is very large, its pole dominates, let's analyze

CS with Cap Load– Small Signal




- What are the time constants associated with the capacitors in this circuit?
- What can we do if we have to drive a large C_L ?

CS with Cap Load – Bandwidth




- How can we reduce the impact of C_L ?
- One way is to reduce the resistance R_d , but this reduces our low-frequency gain
- To recover the gain we can increase g_{m1} . *What does this cost us?*

CS with Cap Load – BW Extension



- A better way to extend the bandwidth is to add a source-follower stage.
- Similar to previous example

CS with Cap Load – BW Extension





- By adding a CD (Source Follower) we can increase the bandwidth
- It costs us power for the CD stage
- Remember that increasing the BW by increasing g_{m1} costs us much more

$$\begin{aligned}
 V_B &> 2V_{GS} - V_T = V_{DSAT} + V_{GS} \\
 V_{DS} &> V_{GS} - V_T = V_{DSAT} \\
 V_{GS} &\rightarrow |E_M|
 \end{aligned}$$

CS + CG

- Common source provides gain, CG acts as a buffer, but is it even helping?
- How do you bias this circuit?




Cascode \rightarrow Current mirrors

Cascode = high R_{out} !

Merged CS + CG = Cascode

- Let's apply 2-port small-signal analysis



- In this case, we care about the *input current* to the second stage
- Note that the input resistance of the CG is low, therefore the majority of the CS current is fed to the CG

$$A_v = \frac{V_{out}}{V_{in}} = \frac{i_{in}}{V_{in}} \cdot \frac{V_{out}}{i_{in}} = -g_m \left(\frac{R_o}{R_o + \frac{1}{g_m}} \right) \approx -1$$


We can achieve high gain! $\textcircled{2}$

$$R_D \parallel R_o(1 + g_m R_s)$$

$$A_v \approx -g_m R_o$$

Cascode Bandwidth

- Draw in the C_{gs} and C_{gd} capacitors.
- Which ones are Miller effected?
- Is this better or worse than a CS without a CG?



Cost of cascode =
swing


$$C_{gd}(1-A)$$

$$A = \frac{V_{int}}{V_{in}} \approx 1$$



$$C_m = C_{gd}(1+1) \approx \underline{2 C_{gd}}$$

Cascode Bandwidth

- Draw in the capacitors and input resistance




$$C_m = ?$$



Cascode Biasing


- CG has a very large output resistance
- Loading it with R_D is likely to reduce the voltage gain
- We can increase the gain by using a current source load, but r_{oc} needs to be very large. Can use a cascode current mirror!



Complete Amplifier Design

Goals: $g_{m1} = 1 \text{ mS}$, $R_{out} = 5 \text{ M}\Omega$

For simplicity, let's assume all g_m and r_o values are equal



$$A_V \approx -g_{m1}R_{out} = -1\text{mS} * 5\text{M}\Omega = -5,000$$

$$R_{out} \approx \frac{1}{2}g_m r_o^2 = 5\text{M}\Omega$$


$$r_o = \sqrt{\frac{20\text{M}\Omega}{g_m}} = \sqrt{\frac{10\text{M}\Omega}{1\text{mS}}} = 100\text{k}\Omega$$

Bias Current & Device Sizing

Need to know process parameters to solve for W/L

$$k' = 100 \mu\text{A}/\text{V}^2$$

$$\lambda = 0.1 [\text{V}^{-1}]$$



$$r_o = \frac{1}{\lambda I_{DS}} = 100k\Omega$$

$$I_{DS} = \frac{1}{.1\text{V}^{-1} * 100k\Omega} = 100\mu\text{A}$$

$$g_m = \sqrt{2k' \left(\frac{W}{L} \right) I_{DS}} = 1mS$$


$$\frac{W}{L} = \frac{g_m^2}{2k' I_{DS}} = \frac{(1mS)^2}{2 * 100\mu * 100\mu\text{A}} = 50$$

Output (Voltage) Swing

Need to know $V_{GS} - V_T$ (eg. V_{DSAT} , V_{OV})


$$g_m = \frac{2I_{DS}}{V_{GS} - V_T} = 1mS$$

$$V_{GS} - V_T = \frac{2I_{DS}}{g_m} = \frac{2 * 100\mu A}{1mS} = 0.2V$$



Maximum $V_{OUT} =$
 Minimum $V_{OUT} =$
 Input Bias $V_{IN} =$


Analysis Example




Cutting Through the Complexity

1. Identify the “signal path” between the input and output
2. Eliminate “background” transistors to reduce clutter
3. For “background transistors, understand their role (e.g. DC biasing)
4. For frequency response, identify “hi-Z” nodes.


Eliminate Clutter




Identify Signal Path & Amplifier Stages



DC Biasing



Small-Signal Models



Two-Port Model

External Loads

- Many applications must drive external loads that are very low impedance compared to on-chip levels
- These stages must drive high voltages/currents so linearity is a concern. We must consider “large signal” behavior
- Example: Speaker at 8 ohms versus Megaohms on-chip ...
- Follower is natural choice, but it can only “source” current (think in terms of large signals)

Design Issue: DC Coupling

Constraint: large inductors and capacitors are not available

Output of one stage is directly connected to the input of the next stage → must consider DC levels ... why?