




Current Mirrors and Biasing

Prof. Ali M. Niknejad
Prof. Rikky Muller




Announcements

- HW9 due on Friday
- LAB 5 EXTENDED THROUGH NEXT WEEK
- CHECK UPDATED SCHEDULE ON WEB SITE


Load Impedance

common drain


Common Source




Common Gate



Source Follower




Common Source with Source Degeneration



- To achieve high gain (or low attenuation in the case of a source follower), it is very desirable to achieve high load impedance, Z_L
 - Unfortunately, using a simple resistor of high value has issues
 - What are these issues?

Issue: Headroom Limitations



- The bias current of the device is a direct function of R_L

largest R_L possible
 $V_{out} = V_{GS} - V_1$

$$I_{DQ} = \frac{V_{dd} - V_{ds}}{R_L}$$


$$I_{DS} = \frac{V_{DD} - V_{DD}/2}{R_L}$$

- V_{dd} is $< 3.6V$ for most modern CMOS processes
- V_{ds} must be greater than ΔV to maintain device saturation

**Large R_L implies small I_d
 (implies small g_m , poor frequency response, etc.)**

Achieving High Gain


Common Source



- Replacement of resistor load with a current source yields the highest possible DC gain out of the amplifier
 - Current source determines I_d of device
- ■ We can make current sources out of transistors
 - Generally smaller area than polysilicon resistors

What is the small signal gain of the above circuit?

Diode Connected Device



① 2-terminal device



② $V_{DS} = 0$ $I_{DS} = 0$
cut-off

$V_{DS} \rightarrow \text{large}$ $I_{DS} \rightarrow \text{large}$

③ always in saturation when $V_{GS} > V_T$
 $V_{DS} > V_{GS} - V_T$ if $V_{DS} = V_{GS}$
always true

- How do we build current sources?
- Let's start with a "diode connected" device BJT is actually exponential
- A MOS device with gate and drain shorted operates like a diode (but not exponential)

Diode Connected -- SS Model



$$i_D = g_m v_{gs} + \frac{v_{ds}}{r_o}$$

$$i_{Ds} = g_m v_{Ds} + \frac{v_{Ds}}{r_o}$$


$$\frac{i_{Ds}}{v_{Ds}} = g_m + \frac{1}{r_o}$$

$$\frac{v_{Ds}}{i_{Ds}} = \left[g_m + \frac{1}{r_o} \right]^{-1} = \left[\frac{g_m r_o + 1}{r_o} \right]^{-1}$$

$$= \frac{r_o}{g_m r_o + 1} \approx \frac{1}{g_m}$$

- We can derive the small-signal model by shorting out the hybrid-pi model
- Note that a G_m generator with its controlling terminals connected to the G_m is more simply a ...?

The Integrated “Current Mirror”



- $\underline{M_1}$ and $\underline{M_2}$ have the same $\underline{V_{GS}}$
- If we neglect CLM ($\lambda=0$), then the drain currents are equal
- Since λ is small, the currents will nearly mirror one another even if V_{out} is not equal to V_{GS1}
- We say that the current I_{REF} is mirrored into i_{OUT}
- Notice that the mirror works for small and large signals!

Multiplication Ratio

$k = \frac{1}{2} \mu C_{ox}$

$I_{IN} = k \frac{W_1}{L_1} (V_{GS1} - V_T)^2 = I_{OUT}$

$I_{OUT} = k \frac{W_2}{L_2} (V_{GS2} - V_T)^2$

$V_{GS1} = V_{GS2}$

$I_{OUT} = k \frac{W_2}{L_2} (V_{GS1} - V_T)^2 = I_{IN} \frac{W_2 / L_2}{W_1 / L_1} = N I_{IN}$

$N = \frac{W_2 / L_2}{W_1 / L_1}$

ratio gives N

if we want $I_{OUT} = 2 I_{IN}$
 $W_2 / L_2 = 2 W_1 / L_1$

in practice
 $L_1 = L_2$
just scale width
 M_2 in saturation

V_{DD}

I_{in}

R

V_{GS}

$V_{DD} - V_{GS} = I R$
inaccurate

I_{out}

M_1

V_{GS1}


M_2

V_{GS2}

$\times 1$


$\times N$

Current Mirror as Current Source




- The output current of M_2 is only weakly dependent on V_{OUT} due to high output resistance of FET
- M_2 acts like a current source to the rest of the circuit
- For good current source behavior, what is the minimum V_{OUT} ? of M_2

Small-Signal Resistance of I -Source



what happens to v_g ?
no current in left branch


$$R_{oc} = \frac{v_t}{i_t} = r_{o2}$$




Improved Current Sources

Goal: increase $R_{o(ut)} = R_{oc}$

Approach: look at amplifier output resistance results ... to see topologies that boost resistance



Effect of Source Degeneration



$$v_t = (i_t - g_m v_{gs}) r_o + v_{R_S}$$

$$v_{gs} \approx -v_{R_S}$$

$$v_{R_S} = i_t R_S$$

$$v_t = (i_t + g_m R_S i_t) r_o + i_t R_S$$


$$R_o = \frac{v_t}{i_t} \approx (1 + g_m R_S) r_o$$

use result
in saturation

- Equivalent resistance loading gate is dominated by the diode resistance ... assume this is a small impedance
- Output impedance is boosted by factor $(1 + g_m R_S)$

Improved Current Sources


How would you scale the output current?



$$I_{IN} = k \frac{W_1}{L_1} (V_G - V_S - V_T)^2$$

$$V_S = I_{IN} R_S$$

Cascode (or Stacked) Current Source



Insight: $V_{GS2} = \text{constant}$ AND $V_{DS2} = \text{constant}$

Small-Signal Resistance R_o :

$$R_o \approx (1 + g_m \underline{R_S}) r_o \quad R_S = r_o$$


$$R_o \approx (1 + g_m \underline{r_o}) r_o$$

$$\underline{R_o \approx g_m r_o^2 \gg r_o}$$

really high

Drawback of Cascode I-Source

What is the minimum output voltage to keep all transistors in saturation?





Drawback of Cascode I-Source

Minimum output voltage to keep both transistors in saturation:

$$V_{OUT,MIN} = V_{DS4,MIN} + V_{DS2,MIN}$$

$$V_{DS2,MIN} > V_{GS2} - V_{T0} = V_{DSAT2}$$

$$V_{D4} > V_{DSAT2} + V_{GS4} = V_{GS2} + V_{GS4} - V_{T0}$$





In EE140 we will learn circuit tricks to overcome this problem!

Current Sinks and Sources


Sink: output current goes to ground

Source: output current comes from voltage supply




Current Mirrors


Idea: we only need one reference current to set up all the current sources and sinks needed for a multistage amplifier.



Example: Common-Drain Amplifier




$$I_{DS} = \mu C_{ox} \frac{W}{L} \frac{1}{2} (V_{GS} - V_T)^2$$




$R_o = ?$ in small signal
 r_{o2}

Common Drain AC Schematic

How does a REAL current source fit in to the small-signal model?



CD Voltage Gain With Real I-Source



Ideal I-Source

Real I-Source

$$\frac{v_{out}}{R_L \parallel r_o} = g_m v_{gs}$$

$$\frac{v_{out}}{R_L \parallel r_o} = g_m (v_{in} - v_{out})$$



$$\frac{v_{out}}{Z_L \parallel r_{o2} \parallel r_{o3}} = g_m v_{gs}$$

$$= g_m (v_{in} - v_{out})$$

CD Voltage Gain (Cont.)

KCL at source node: 

$$\frac{V_{out}}{Z_L \parallel r_{o2} \parallel r_{o3}} + g_m V_{out} = g_m V_{in}$$

Voltage gain:

$$\frac{V_{out}}{V_{in}} = \frac{g_m}{g_m + \frac{1}{Z_L \parallel r_{o2} \parallel r_{o3}}}$$

$Z_L = \infty$

$$\frac{g_m}{g_m + \frac{1}{r_{o2} \parallel r_{o3}}} \quad \leftarrow \quad r_{o2} = r_{o3}$$

$$\frac{g_m}{g_m + \frac{1}{r_{o/2}}} = \frac{g_m}{g_m + 2/r_o}$$

$$= \frac{g_m r_o}{g_m r_o + 2}$$

ideally want
 $A_v = 1$

$$g_m r_o \sim 10$$

$$\frac{10}{12} \sim \frac{5}{6}$$

83%