

Complete MOS Small-Signal Model

**Prof. Ali M. Niknejad
Prof. Rikky Muller**


Announcements

- Welcome back!
- Pick up graded MT2 in lecture on Tuesday
- Check updated syllabus
- No lab this week
- HW8 due on Friday

$$\hookrightarrow \text{AVE} = 78$$


$$\sigma \sim 15$$

Review: An MOS Amplifier




This type of amplifier is known as “Common Source (CS)”

Plot of Output Waveform (Gain!)



Total Small Signal Current



$$i_{DS}(t) = \underline{I_{DS}} + \underline{i_{ds}}$$

DC AC

Bias Point

$$\underline{V_o} = V_{DD} - I_{DS} \cdot R_D$$

$$\underline{i_{ds}} = \underline{\frac{\partial i_{DS}}{\partial v_{gs}} v_{gs}} + \underline{\frac{\partial i_{DS}}{\partial v_{ds}} v_{ds}}$$

Transconductance

$$i_{ds} = g_m v_{gs} + \frac{1}{r_o} v_{ds}$$

large

Conductance


large

small

want
 i_{ds} changes a lot
w/ v_{gs}

don't want
 i_{ds} change
w/ v_{ds}

Changing One Variable at a Time



Assumption: $V_{DS} > V_{DS,SAT} = V_{GS} - V_{Tn}$ (square law)

The Transconductance g_m

Defined as the change in drain current due to a change in the *gate-source* voltage, with *everything else constant*

$$\rightarrow I_{DS,sat} = \frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$\lambda \rightarrow \text{small}$

$$g_m = \frac{\Delta i_D}{\Delta v_{GS}} \Big|_{V_{GS}, V_{DS}} = \frac{\partial i_D}{\partial v_{GS}} \Big|_{V_{GS}, V_{DS}} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_T) (1 + \lambda V_{DS})$$

≈ 0

input V
to
output I
 \downarrow i_{out}
 \downarrow
 v_{in}

$$g_m = \mu C_{ox} \frac{W}{L} \sqrt{\frac{2I_{DS}}{\frac{W}{L} \mu C_{ox}}} = \sqrt{2\mu C_{ox} \frac{W}{L} I_{DS}}$$


← Drain Current Bias

$$g_m = \frac{2I_{DS}}{(V_{GS} - V_T)}$$

← Drain Current Bias and Gate Bias

Output Resistance r_o

Defined as the inverse of the change in drain current due to a change in the *drain-source* voltage, with *everything else constant*



Evaluating r_o

$$\underline{i_D} = \frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

Output $\vee (V_{DS})$
 \Downarrow

Output I


$$r_o = \left(\frac{\partial i_D}{\partial v_{DS}} \Big|_{V_{GS}, V_{DS}} \right)^{-1}$$

$$R_o = \left[\frac{\partial i_D}{\partial v_{DS}} \Rightarrow \frac{1}{R_o} \right]^{-1}$$

$$r_o = \frac{1}{\frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 \lambda}$$


$$r_o \approx \frac{1}{\lambda I_{DS}}$$

Simple Small Signal Model for MOSFET



- This is a simplified, 3-terminal small-signal model for a MOSFET
- In later lectures we will develop a more complete model
- g_m = transconductance
 - defined as di_{ds}/dv_{gs} , units $[\text{Ohms}]^{-1}$
- r_o = output resistance
 - defined as $[di_{ds}/dv_{ds}]^{-1}$, units Ohms

Small-Signal PMOS Model



- This is a simplified, 3-terminal small-signal model for a MOSFET
- In later lectures we will develop a more complete model
- g_m = transconductance
 - defined as di_{sd}/dv_{sg} , units $[\text{Ohms}]^{-1}$
- r_o = output resistance
 - defined as $[di_{sd}/dv_{sd}]^{-1}$, units Ohms


$$\begin{aligned} i_{ds} &\rightarrow i_{sd} \\ v_{ds} &\rightarrow v_{sd} \end{aligned}$$

What we've ignored...until now!

- The fourth terminal of the MOSFET is the body of the transistor... it can act like a second gate, or “back gate”
 - The junctions of the transistor form pn-junction diodes with body, this introduces parasitic capacitance
-

MOSFET Capacitances in Saturation

MOSFETS have many parasitic capacitances
Let us analyze where each parasitic comes from



- Note that gate-source capacitance: channel charge is mostly controlled by gate-source and not drain in saturation

Gate-Source Capacitance C_{gs}

Wedge-shaped charge in saturation \rightarrow effective area is $(2/3)WL$

$$C_{gs} = \underline{(2/3)WL} C_{ox} + \underline{C_{ov}}$$

larger parallel plate




Overlap capacitance along source edge of gate \rightarrow

$$C_{ov} = \underline{L_D} \underline{W} C_{ox}$$



(Underestimate due to fringing fields)




Gate-Drain Capacitance C_{gd}


IN SATURATION

Not due to change in inversion charge in channel.


Overlap (and fringing) capacitance C_{ov} between drain and source is C_{gd}




$$C_{gd} = \underline{C_{ov}} = \underline{L_D W C_{ox}}$$



Drain-Bulk Capacitance C_{db}



- Drain-Bulk and Source-Bulk capacitance is caused by p-n junction depletion



junction bottom wall cap (per area)

junction sidewall cap (per length)

$$\text{source to bulk cap: } C_{jsb} = \frac{C_j(0)}{\sqrt{1 + V_{SB}/|\Phi_B|}} WE + \frac{C_{jsw}(0)}{\sqrt{1 + V_{SB}/|\Phi_B|}} (W + 2E)$$

$$\text{drain to bulk cap: } C_{jsd} = \frac{C_j(0)}{\sqrt{1 + V_{DB}/|\Phi_B|}} WE + \frac{C_{jsw}(0)}{\sqrt{1 + V_{DB}/|\Phi_B|}} (W - 2E)$$


Summary of Capacitance Models

$$C_{gs} = (2/3)WLC_{ox} + C_{ov}$$

$$C_{gd} = C_{ov}$$



$$C_{sb} = C_{jsb} \text{ (area + perimeter) junction}$$

$$C_{db} = C_{jdb} \text{ (area + perimeter) junction}$$



Back-Gate Effect

- Transistor really has *four* terminals:
 - Source / Drain
 - Gate / Body
- There is a symmetry between the gate and the body.
The body can act like a “back gate”
- In many instances the body terminal is simply tied to the source (ground or VSS for NMOS, supply or VDD for PMOS)
- What happens if there is a DC or AC voltage swing on the body?



Body Bias Affects V_T

- If there is a body bias V_{SB} , a depletion capacitance appears in parallel with C_{ox} and affects the amount of channel charge:

$$\frac{C_{dep}}{channel} = \frac{\epsilon_s}{x_{dep,max}} [F/cm^2]$$

$$Q_{inv} = -C_{ox}(V_{GS} - V_T) + C_{dep}V_{SB}$$

charge

$$Q_{inv} = -C_{ox} \left[V_{GS} - V_T - \frac{C_{dep}}{C_{ox}} V_{SB} \right]$$

injects additional charge

$$\uparrow V_T(V_{SB}) = V_{T0} + \frac{C_{dep}}{C_{ox}} V_{SB} \uparrow V_{t,eff}$$

where it comes


- C_{dep} changes with body bias, if we account for this: from

$$V_{T0n} = V_{FB} - 2\phi_p + \frac{1}{C_{ox}} \sqrt{2q\epsilon_s N_a (-2\phi_p)}$$

model 1

$$\Delta V_T = \frac{1}{C_{ox}} \sqrt{2q\epsilon_s N_a} (\sqrt{-2\phi_p + V_{SB}} - \sqrt{-2\phi_p})$$

$$V_T = V_{T0} + \gamma \left(\sqrt{V_{SB} - 2\phi_p} - \sqrt{-2\phi_p} \right)$$



Role of the Substrate Potential

Note: Need not be the source potential, but $V_B < V_S$
don't turn on the diode!

Effect: changes threshold voltage, which changes the drain current ... substrate acts like a “backgate”

$$\cancel{g_{mb}} = \frac{\Delta i_D}{\Delta v_{BS}} \Big|_Q = \frac{\partial i_D}{\partial v_{BS}} \Big|_Q \quad Q = (V_{GS}, V_{DS}, \cancel{V_{BS}})$$

$$\cancel{g_{mb}} = \frac{\partial i_D}{\partial v_{BS}} \Big|_Q = \left(\frac{\partial i_D}{\partial V_{Tn}} \Big|_Q \right) \left(\frac{\partial V_{Tn}}{\partial v_{BS}} \Big|_Q \right)$$

$v_{bs} \rightarrow \text{affects}$
 $\hookrightarrow i_{ds}$


Backgate Transconductance

$$I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 (1 + \gamma V_{BS})$$

$$V_T = V_{T0} + \gamma \left(\sqrt{V_{SB} - 2\phi_p} - \sqrt{-2\phi_p} \right)$$

Result:


$$g_{mb} = \frac{\partial i_D}{\partial V_{BS}} \Big|_Q = \frac{\partial i_D}{\partial V_{Tn}} \Big|_Q \frac{\partial V_{Tn}}{\partial V_{BS}} \Big|_Q$$




$$\begin{aligned} \frac{\partial V_T}{\partial V_{BS}} &= \frac{\partial}{\partial V_{BS}} \left[\gamma \left[(-V_{BS} - 2\phi_p)^{1/2} - (-2\phi_p)^{1/2} \right] \right] \\ &= -\frac{1}{2} \gamma (-V_{BS} - 2\phi_p)^{-1/2} \end{aligned}$$

$$\begin{aligned} \frac{\partial i_D}{\partial V_T} &= \frac{\partial}{\partial V_T} \left[\frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_T)^2 \right] \\ &= -\mu C_{ox} \frac{W}{L} (V_{GS} - V_T) = -g_m \end{aligned}$$

Four-Terminal Small-Signal Model



Complete Small-Signal Model NMOS



Complete Small-Signal Model PMOS
