

Circuits and MOS Small-Signal Models


Prof. Ali M. Niknejad
Prof. Rikky Muller



Announcements

- HW 7 is last HW before Midterm
- Next HW will be posted before Spring Break and due Friday after Spring Break (2 weeks to complete)
- Next week: Midterm Review (Tuesday), Midterm (Thursday)
- Syllabus after Spring Break will be updated

A Simple Circuit: An MOS Amplifier



$$v_{GS} = V_{GS} + v_{gs}$$

sat

1. region of operation
don't know? Guess & check your answer.
(if ckt is amp → guess saturation first)

2. $V_o \rightarrow$ output DC bias

$$V_{DS} = V_{DD} - \underline{I_{DS}} R_D$$

Selecting the Output Bias Point

- The bias voltage V_{GS} is selected so that the output is mid-rail (between V_{DD} and ground)
- For gain, the transistor is biased in saturation
- Constraint on the DC drain current:

$$I_R = \frac{V_{DD} - V_o}{R_D} = \frac{V_{DD} - V_{DS}}{R_D}$$

- All the resistor current flows into transistor:

$$I_R = I_{DS,sat}$$

- Must ensure that this gives a self-consistent solution (transistor is biased in saturation)


$$V_{DS} > V_{GS} - V_T$$



Finding the Input Bias Voltage

- Ignoring the output impedance

$$I_{DS,sat} = \frac{W}{L} \mu_n C_{ox} \frac{1}{2} (V_{GS} - V_{Tn})^2$$



- Typical numbers: $W = 40 \mu\text{m}$, $L = 2 \mu\text{m}$, $R_D = 25\text{k}\Omega$, $\mu_n C_{ox} = 100 \mu\text{A}/\text{V}^2$, $V_{Tn} = 1 \text{V}$, $V_{DD} = 5 \text{V}$


Handwritten notes: $V_{DD} - I_{DS} R_D = V_o$

$\frac{V_{DD}}{2}$

$$\frac{V_{DD}}{2} = \frac{V_{DD}}{2R_D} = I_{DS,sat} = \frac{W}{L} \mu_n C_{ox} \frac{1}{2} (V_{GS} - V_{Tn})^2$$

← solve

$$\frac{5\text{V}}{50\text{k}\Omega} = 100\mu\text{A} = 20 \cdot 100 \frac{\mu\text{A}}{\text{V}^2} \cdot \frac{1}{2} (V_{GS} - 1)^2$$




$$.1 = (V_{GS} - 1\text{V})^2 \quad \underline{V_{GS} = 1.32\text{V}} \quad V_{GS} - V_T = .32\text{V} < V_{DS} = \underline{2.5\text{V}} \checkmark$$

Applying the Small-Signal Voltage

Approach I. Just use v_{GS} in the equation for the total drain current i_D and find v_o

$$v_{GS} = \underbrace{V_{GS}} + \underbrace{v_{gs}}$$

$$v_{gs} = \underbrace{\hat{v}_{gs}} \cos \omega t$$



$$\underbrace{v_o} = \underbrace{V_{DD} - R_D i_{DS}} = V_{DD} - R_D \mu_n C_{ox} \frac{W}{L} \frac{1}{2} \underbrace{(V_{GS} + v_{gs} - V_T)}^2$$

\downarrow
 I_{DS}
 \downarrow
 $\hookrightarrow I_{DS} + i_{ds}$


Note: Neglecting charge storage effects. Ignoring device output impedance.

Solving for the Output Voltage v_O

$$v_O = \underline{V_{DD}} - R_D \underline{i_{DS}} = V_{DD} - R_D \mu_n C_{ox} \frac{W}{L} \frac{1}{2} (\underline{V_{GS}} + v_{gs} - V_T)^2$$

$$v_O = \underline{V_{DD}} - R_D \underline{i_{DS}} = V_{DD} - R_D \mu_n C_{ox} \frac{W}{L} \frac{1}{2} (V_{GS} - V_T)^2 \left(1 + \frac{v_{gs}}{V_{GS} - V_T} \right)^2$$

$$\underline{v_O} = V_{DD} - R_D \underbrace{I_{DS}}_{\left(\frac{V_{DD}}{2} \right)^2} \left(1 + \frac{v_{gs}}{V_{GS} - V_T} \right)^2$$



Small-Signal Case

- Linearize the output voltage for the s.s. case
- Expand $(1 + x)^2 = 1 + 2x + x^2 \dots$ last term can be dropped when $x \ll 1$

$$\left(1 + \frac{v_{gs}}{V_{GS} - V_T}\right)^2 = 1 + \frac{2v_{gs}}{V_{GS} - V_T} + \left(\frac{v_{gs}}{V_{GS} - V_T}\right)^2$$

if small (with arrow pointing to the squared term)

$$\underline{v_O} \approx \underline{V_{DD} - R_D I_{DS}} \left(1 + \frac{2v_{gs}}{V_{GS} - V_T}\right)$$

↑
output DC bias = $\frac{V_{DD}}{2}$

Neglect (with arrow pointing to the squared term in the previous equation)
new term $k_f(v_{gs})$ (with arrow pointing to the linear term in the parentheses)

Linearized Output Voltage

For this case, the total output voltage is:


$$v_O \approx V_{DD} - I_D R_{DS} \left(1 + \frac{2v_{gs}}{V_{GS} - V_T} \right)$$

$$v_O \approx \underbrace{(V_{DD} - I_D R_{DS})}_{\text{"DC"}} - \frac{2I_D R_{DS} v_{gs}}{V_{GS} - V_T} = \frac{V_{DD}}{2} - \frac{V_{DD} v_{gs}}{V_{GS} - V_T}$$

special case

Small-signal output

The small-signal output voltage:




$$v_o \approx \frac{2I_D R_{DS} v_{gs}}{V_{GS} - V_T} = - \frac{V_{DD} v_{gs}}{V_{GS} - V_T} = A_v v_{gs}$$

A_v

Voltage gain

Plot of Output Waveform (Gain!)


Numbers: $V_{DD} / (V_{GS} - V_T) = 5 / 0.32 = 16$ output



There is a Better Way!

- *What's missing: didn't include device output impedance or charge storage effects (must solve non-linear differential equations...)* → $(1+\lambda V_{DS})$
- Approach II: Solve problem in two steps.
 - *Superposition!* 1) DC voltages and currents (ignore small signal sources): set bias point of the MOSFET ... we had to do this to pick V_{GS} already
 - 2) Substitute the small-signal model of the MOSFET and the small-signal models of the other circuit elements ...
- This constitutes small-signal analysis

Total Small Signal Current



"linear" model

only small signals


ONLY IN SATURATION

$$i_{ds} = \underline{g_m} v_{gs} + \frac{1}{r_o} v_{ds}$$

Transconductance

output Conductance

Changing One Variable at a Time



Assumption: $V_{DS} > V_{DS,SAT} = V_{GS} - V_{Tn}$ (square law)

The Transconductance g_m

Defined as the change in drain current due to a change in the gate-source voltage, with everything else constant

$$I_{DS,sat} = \frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

Handwritten notes: "Bias" points to V_{GS} and V_{DS} . "small" points to λV_{DS} . ≈ 0 points to the λV_{DS} term.

$$g_m = \frac{\Delta i_D}{\Delta v_{GS}} \bigg|_{V_{GS}, V_{DS}} = \frac{\partial i_D}{\partial v_{GS}} \bigg|_{V_{GS}, V_{DS}} = \mu C_{ox} \frac{W}{L} (V_{GS} - V_T) (1 + \lambda V_{DS})$$

Handwritten notes: "What is the slope at our bias point" points to the derivative. "Gate Bias" points to V_{GS} .

$$g_m = \mu C_{ox} \frac{W}{L} \sqrt{\frac{2I_{DS}}{\frac{W}{L} \mu C_{ox}}} = \sqrt{2 \mu C_{ox} \frac{W}{L} I_{DS}}$$


Handwritten notes: "Drain Current Bias" points to I_{DS} . "Drain Current Bias and Gate Bias" points to the entire expression.

$$g_m = \frac{2I_{DS}}{(V_{GS} - V_T)}$$

Handwritten notes: "Drain Current Bias and Gate Bias" points to the entire expression.

Output Resistance r_o

Defined as the inverse of the change in drain current due to a change in the *drain-source* voltage, with *everything else constant*



Evaluating r_o

$$i_{DS} = \frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$$

$$r_o = \left(\frac{\partial i_{DS}}{\partial v_{DS}} \Big|_{V_{GS}, V_{DS}} \right)^{-1} = \left[\frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 \lambda \right]^{-1}$$

$$r_o = \frac{1}{\frac{W}{L} \frac{\mu C_{ox}}{2} (V_{GS} - V_T)^2 \lambda}$$



should
be
large

$$r_o \approx \frac{1}{\lambda I_{DS}}$$

$$\lambda = 0$$

$$r_o = \infty$$

Three-Terminal Small-Signal Model



$$i_{ds} = g_m v_{gs} + \frac{1}{r_o} v_{ds} = g_m v_{gs} + \frac{1}{r_o} v_o$$

$$= \frac{2I_D}{V_{GS} - V_T} v_{gs} + \lambda I_D v_o$$


$$v_o = -R_D (g_m v_{gs} + \frac{1}{r_o} v_o)$$

$$v_o (1 + \frac{R_D}{r_o}) = -R_D g_m v_{gs}$$


simpler way
 $v_o \parallel R_D$
 $v_o = \frac{g_m v_{gs} (r_o \parallel R_D)}{1 + \frac{r_o \parallel R_D}{r_o}}$
 "inspection"

P-Channel MOSFET


Everything is flipped around compared to an NMOS.
Currents are negative of NMOS.




Square-Law PMOS Characteristics




Right Side Up!



Small-Signal PMOS Model



What we're ignoring for now...

- The fourth terminal of the MOSFET is the body of the transistor... it can act like a second gate, or “back gate” 
- The junctions of the transistor form pn-junction diodes with body, this introduces parasitic capacitance
- Modern transistors are very short channel lengths, and there are many “short channel” effects that we're ignoring, most prominently velocity saturation EE140
- Subthreshold conduction $V_{GS} < V_T$ “weak inversion”
 $I_{DS} = 0$
- Capacitance!